

# SBS 1.1-COMPLIANT GAS GAUGE AND PROTECTION ENABLED WITH IMPEDANCE TRACK™

Check for Samples: bq20z655-R1

## **FEATURES**

- Next Generation Patented Impedance Track™ **Technology Accurately Measures Available** Charge in Li-Ion and Li-Polymer Batteries
  - Better Than 1% Error Over the Lifetime of the Battery
- **Supports the Smart Battery Specification SBS V1.1**
- Flexible Configuration for 2-Series to 4-Series Li-lon and Li-Polymer Cells
- Powerful 8-Bit RISC CPU with Ultralow Power Modes
- Charge Enable (CE) Affects the Normal Operation on the Charge FET when the Battery Is in Charge/Relax Mode
- **Full Array of Programmable Protection Features** 
  - Voltage, Current, and Temperature
- **Satisfies JEITA Guidelines**
- Added Flexibility to Handle More Complex **Charging Profiles**
- Lifetime Data Logging
- **Drives 3, 4, or 5 Segment Liquid Crystal** Display and LED for Battery-Pack Conditions
- **Supports SHA-1 Authentication**
- **Complete Battery Protection and Gas Gauge** Solution in One Package
- Available in a 44-Pin TSSOP (DBT) Package

### APPLICATIONS

- **Medical and Test Equipment**
- **Portable Instrumentation**
- **Rechargeable Battery Packs**
- **Industrial Equipment**

#### DESCRIPTION

The bq20z655-R1 SBS-compliant gas gauge and protection IC, incorporating patented Impedance Track™ technology, is a single IC solution designed for battery-pack or in-system installation. The bg20z655-R1 measures and maintains an accurate record of available charge in Li-ion or Li-polymer batteries using its integrated high-performance analog peripherals. The bq20z655-R1 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack which reports the information to the system host controller over a serial-communication bus. Together with the integrated analog front-end and overload short-circuit protection, bg20z655-R1 maximizes functionality and safety while minimizing external component count, cost, and size in smart battery circuits.

The implemented Impedance Track™ gas gauging technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle with high accuracy.

#### **Table 1. AVAILABLE OPTIONS**

т	PACKAGE <sup>(1)</sup>			
TA	44-PIN TSSOP (DBT) Tube	44-PIN TSSOP (DBT) Tape and Reel		
–40°C to 85°C	bq20z655-R1DBT <sup>(2)</sup>	bq20z655-R1DBTR <sup>(3)</sup>		

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

- A single tube quantity is 40 units.
- (3) A single reel quantity is 2000 units.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Impedance Track is a trademark of Texas Instruments.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### THERMAL INFORMATION

		bq20z655-R1	
	THERMAL METRIC <sup>(1)</sup>	TSSOP	UNITS
		44 PINS	
θ <sub>JA, High K</sub>	Junction-to-ambient thermal resistance (2)	60.9	
$\theta_{\text{JC(top)}}$	Junction-to-case(top) thermal resistance (3)	15.3	
$\theta_{JB}$	Junction-to-board thermal resistance (4)	30.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter (5)	0.3	C/VV
ΨЈВ	Junction-to-board characterization parameter (6)	27.2	
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance (7)	n/a	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### SYSTEM PARTITIONING DIAGRAM



Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated

**NSTRUMENTS** 

## **PACKAGE PINOUT DIAGRAM**

#### bq20z655-R1 DBT PACKAGE (TOP VIEW)




Figure 1. Package Pinout

# TEXAS INSTRUMENTS

# TYPICAL LCD IMPLEMENTATION

Figure 2 shows a typical LCD implementation.




Figure 2. Typical LCD Implementation

# **TERMINAL FUNCTIONS**

TI	TERMINAL FUNCTIONS  TERMINAL (a)					
NO.	NAME	I/O <sup>(1)</sup>	DESCRIPTION			
1	DSG	0	High side N-chan discharge FET gate drive			
2	PACK	IA, P	Battery pack input voltage sense input. It also serves as device wake up when device is in shutdown mode.			
3	VCC	Р	Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply either from battery stack or battery pack input			
4	ZVCHG	0	P-chan pre-charge FET gate drive			
5	GPOD	OD	High voltage general purpose open drain output. Can be configured to be used in pre-charge condition			
6	PMS	I	Pre-charge mode setting input. Connect to PACK to enable 0v pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0-V pre-charge using charge FET connected at CHG pin.			
7	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device			
8	REG33	Р	3.3-V regulator output. Connect at least a 2.2-µF capacitor to REG33 and VSS			
9	TOUT	Р	Thermistor bias supply output			
10	VCELL+	_	Internal cell voltage multiplexer and amplifier output. Connect a 0.1-µF capacitor to VCELL+ and VSS			
11	ALERT	OD	Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered.			
12	COM/TP	_	Output / open drain: LCD common connection			
13	TS1	IA	1 <sup>st</sup> Thermistor voltage input connection to monitor temperature			
14	TS2	IA	2 <sup>nd</sup> Thermistor voltage input connection to monitor temperature			
15	PRES	1	Active low input to sense system insertion. Typically requires additional ESD protection.			
16	PFIN	I	Active low input to detect secondary protector status, and to allow the bq20z655-R1 to report the status of the 2 <sup>nd</sup> level protection input.			
17	SAFE	OD	Active high output to enforce additional level of safety protection; e.g., fuse blow.			
18	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z655-R1			
19	CE	_	A logical high on this pin only affects the normal operation on the charge FET when the battery is in charge/relax mode. For a logic low, the normal bq20z655-R1 firmware controls the charge FET.			
20	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z655-R1			
21	DISP	I	Input: In LED mode, this is the display enable input.			
22	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device			
23	LED1/SEG1	I	Output / open drain: LED 1 current sink. LCD segment 1			
24	LED2/SEG2	I	Output / open drain: LED 2 current sink. LCD segment 2			
25	LED3/SEG3	I	Output / open drain: LED 3 current sink. LCD segment 3			
26	LED4/SEG4	1	Output / open drain: LED 4 current sink. LCD segment 4			
27	LED5/SEG5	- 1	Output / open drain: LED 5 current sink. LCD segment 5			
28	GSRP	IA	Coulomb counter differential input. Connect to one side of the sense resistor			
29	GSRN	IA	Coulomb counter differential input. Connect to one side of the sense resistor			
30	MRST	I	Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device			
31	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device			
32	REG25	Р	2.5V regulator output. Connect at least a 1-mF capacitor to REG25 and VSS			
33	RBI	Р	RAM / Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM/Register data in case of short circuit condition.			
34	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device			
35	RESET	0	Reset output. Connect to MSRT.			
36	ASRN	IA	Short circuit and overload detection differential input. Connect to sense resistor			
37	ASRP	IA	Short circuit and overload detection differential input. Connect to sense resistor			

<sup>(1)</sup> I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power



# **TERMINAL FUNCTIONS (continued)**

TEF	RMINAL	I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0(*)	DESCRIPTION
38	VC5	IA, P	Cell voltage sense input and cell balancing input for the negative voltage of the bottom cell in cell stack.
39	VC4	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in cell stack.
40	VC3	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in cell stack and the negative voltage of the second highest cell in 4 cell applications.
41	VC2	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4 cell applications. Connect to VC3 in 2 cell stack applications.
42	VC1	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4 cell applications. Connect to VC2 in 2- or 3-stack applications.
43	BAT	I, P	Battery stack voltage sense input.
44	CHG	0	High side N-channel charge FET gate drive

## **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature (unless otherwise noted) (1)

		PIN	UNIT
		BAT, VCC	–0.3 V to 34 V
		PACK, PMS	–0.3 V to 34 V
$V_{SS}$	BAT, VCC PACK, PMS  VC(n)–VC(n+1); n = 1, 2, 3, 4  VC1, VC2, VC3, VC4  VC5  PFIN, SMBD, SMBC. LED1, LED2, LED3, LED4, LED4, LED5, DISP  TS1, TS2, SAFE, VCELL+, PRES, ALERT  MRST, GSRN, GSRP, RBI ASRN, ASRP  DSG, CHG, GPOD  ZVCHG  TOUT, ALERT, REG33  RESET  REG25  PRES, PEIN, SMBD, SMBC, LED1, LED2	–0.3 V to 8.5 V	
		VC1, VC2, VC3, VC4	–0.3 V to 34 V
		VC5	–0.3 V to 1 V
		PFIN, SMBD, SMBC. LED1, LED2, LED3, LED4, LED5, DISP	−0.3 V to 6 V
V <sub>IN</sub>	Input voltage range	TS1, TS2, SAFE, VCELL+, PRES, ALERT	-0.3 V to V <sub>(REG25)</sub> + 0.3 V
		MRST, GSRN, GSRP, RBI	-0.3 V to V <sub>(REG25)</sub> + 0.3 V
		ASRN, ASRP	–1 V to 1 V
		DSG, CHG, GPOD	–0.3 V to 34 V
		ZVCHG	–0.3 V to V <sub>(BAT)</sub>
$V_{OUT}$	Output voltage range	TOUT, ALERT, REG33	–0.3 V to 6 V
		RESET	–0.3 V to 7 V
		REG25	–0.3 V to 2.75 V
I <sub>SS</sub>	Maximum combined sink current for input pins		50 mA
T <sub>A</sub>	Operating free-air temperature range		–40°C to 85°C
T <sub>F</sub>	Functional temperature		-40°C to 100°C
T <sub>stg</sub>	Storage temperature range		–65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
$V_{SS}$	Supply voltage	VCC, BAT	4.5		25	V
V <sub>(STARTUP)</sub>	Minimum startup voltage	VCC, BAT, PACK	5.5			V

Submit Documentation Feedback

# **RECOMMENDED OPERATING CONDITIONS (continued)**

Over operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
		VC(n)-VC(n+1); n = 1,2,3,4	0		5	V
		VC1, VC2, VC3, VC4	0		$V_{SS}$	V
V <sub>IN</sub>	Input voltage range	VC5	0		0.5	V
		ASRN, ASRP	-0.5		0.5	V
		PACK, PMS	0		25	V
$V_{(GPOD)}$	Output voltage range	GPOD	0		25	V
I <sub>(GPOD)</sub>	Drain current <sup>(1)</sup>	GPOD			1	mA
C <sub>(REG25)</sub>	2.5V LDO capacitor	REG25	1			μF
C <sub>(REG33)</sub>	3.3V LDO capacitor	REG33	2.2			μF
C <sub>(VCELL+)</sub>	Cell voltage output capacitor	VCELL+	0.1			μF
R <sub>(PACK)</sub>	PACK input block resistor <sup>(2)</sup>	PACK	1			kΩ

<sup>(1)</sup> Use an external resistor to limit the current to GPOD to 1 mA in high voltage application.
(2) Use an external resistor to limit the inrush current PACK pin required.

## **ELECTRICAL CHARACTERISTICS**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(BAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUR	RENT		<u>.</u>			
I <sub>(NORMAL)</sub>	Firmware running			550		μA
I <sub>(SLEEP)</sub>	Sleep mode	CHG FET on; DSG FET on		124		μA
		CHG FET off; DSG FET on		90		μA
		CHG FET off; DSG FET off		52		μA
I <sub>(SHUTDOWN)</sub>	Shutdown mode			0.1	1	μA
SHUTDOWN	WAKE; T <sub>A</sub> = 25°C (unless otherw	rise noted)	<u>.</u>			
I <sub>(PACK)</sub>	Shutdown exit at V <sub>STARTUP</sub> threshold				1	μΑ
SRx WAKE F	ROM SLEEP; T <sub>A</sub> = 25°C (unless	otherwise noted)	T		'	
V <sub>(WAKE)</sub>	Positive or negative wake threshold with 1.00 mV, 2.25 mV, 4.5 mV and 9 mV programmable options		1.25		10	mV
	Accuracy of V <sub>(WAKE)</sub>	$V_{\text{(WAKE)}} = 1 \text{ mV};$ $I_{\text{(WAKE)}} = 0$ , RSNS1 = 0, RSNS0 = 1;	-0.7		0.7	
V		$\begin{split} &V_{(WAKE)} = 2.25 \text{ mV}; \\ &I_{(WAKE)} = 1, \text{ RSNS1} = 0, \text{ RSNS0} = 1; \\ &I_{(WAKE)} = 0, \text{ RSNS1} = 1, \text{ RSNS0} = 0; \end{split}$	-0.8		0.8	mV
V <sub>(WAKE_ACR)</sub>		$ \begin{aligned} &V_{(WAKE)} = 4.5 \text{ mV}; \\ &I_{(WAKE)} = 1, \text{ RSNS1} = 1, \text{ RSNS0} = 1; \\ &I_{(WAKE)} = 0, \text{ RSNS1} = 1, \text{ RSNS0} = 0; \end{aligned} $	-1.0		1.0	mv
		$V_{\text{(WAKE)}} = 9 \text{ mV};$ $I_{\text{(WAKE)}} = 1, \text{ RSNS1} = 1, \text{ RSNS0} = 1;$	-1.4		1.4	
V <sub>(WAKE_TCO)</sub>	Temperature drift of V <sub>(WAKE)</sub> accuracy			0.5		%/°C
t <sub>(WAKE)</sub>	Time from application of current and wake of bq20z655-R1			1	10	ms
WATCHDOG	TIMER		T		'	
t <sub>WDTINT</sub>	Watchdog start up detect time		250	500	1000	ms
t <sub>WDWT</sub>	Watchdog detect time		50	100	150	μs
2.5V LDO; I <sub>(RI</sub>	EG33OUT) = 0 mA; T <sub>A</sub> = 25°C (unles	s otherwise noted)	·			
V <sub>(REG25)</sub>	Regulator output voltage	4.5 < VCC or BAT < 25 V; I <sub>(REG250UT)</sub> ≤ 16 mA; T <sub>A</sub> = −40°C to 100°C	2.41	2.5	2.59	V

**ISTRUMENTS** 

SLUSAN9 – AUGUST 2011 www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(BAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ } \mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ } \mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{(REG25TEMP)}$	Regulator output change with temperature	$ I_{(REG250UT)} = 2 \text{ mA}; $ $ T_A = -40 ^{\circ}\text{C to } 100 ^{\circ}\text{C} $		±0.2		%
$\Delta V_{(REG25LINE)}$	Line regulation	5.4 < VCC or BAT < 25 V; I <sub>(REG250UT)</sub> = 2 mA		3	10	mV
ΔV <sub>(REG25LOAD)</sub>	Load regulation	$0.2 \text{ mA} \le I_{(REG25OUT)} \le 2 \text{ mA}$		7	25	mV
△ (REGZ5LOAD)	Loud rogulation	0.2 mA ≤ I <sub>(REG25OUT)</sub> ≤ 16 mA		25	50	
I <sub>(REG25MAX)</sub>	Current limit	drawing current until REG25 = 2 V to 0 V	5	40	75	mA
3.3V LDO; I <sub>(REC</sub>	$_{G25OUT)}$ = 0 mA; $T_A$ = 25°C (unles	ss otherwise noted)				
$V_{(REG33)}$	Regulator output voltage	4.5 < VCC or BAT < 25 V; I <sub>(REG330UT)</sub> ≤ 25 mA; T <sub>A</sub> = -40°C to 100°C	3	3.3	3.6	V
$\Delta V_{(REG33TEMP)}$	Regulator output change with temperature	$I_{(REG330UT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		±0.2		%
$\Delta V_{(REG33LINE)}$	Line regulation	5.4 < VCC or BAT < 25 V; I <sub>(REG330UT)</sub> = 2 mA		3	10	mV
A\/	Lood regulation	0.2 mA ≤ I <sub>(REG33OUT)</sub> ≤ 2 mA		7	17	m)/
ΔV <sub>(REG33LOAD)</sub>	Load regulation	0.2 mA ≤ I <sub>(REG33OUT)</sub> ≤ 25 mA		40	100	mV
1	Current limit	drawing current until REG33 = 3 V	25	100	145	p= 1
I <sub>(REG33MAX)</sub>	Current limit	short REG33 to VSS, REG33 = 0 V	12		65	mA
THERMISTOR	DRIVE					
V <sub>(TOUT)</sub>	Output voltage	I <sub>(TOUT)</sub> = 0 mA; T <sub>A</sub> = 25°C		V <sub>(REG25)</sub>		V
R <sub>DS(on)</sub>	TOUT pass element resistance	$I_{(TOUT)} = 1 \text{ mA; } R_{DS(on)} = (V_{(REG25)} - V_{(TOUT)}) / 1 \text{ mA; } T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		50	100	Ω
LED OUTPUTS	3				,	
V <sub>OL</sub>	Output low voltage	LED1, LED2, LED3, LED4, LED5			0.4	V
VCELL+ HIGH	VOLTAGE TRANSLATION					
V		VC(n) - VC(n+1) = 0 V; T <sub>A</sub> = -40°C to 100°C	0.950	0.975	1	
V <sub>(VCELL+OUT)</sub>		VC(n) - $VC(n+1)$ = 4.5 V; $T_A = -40$ °C to 100°C	0.275	0.3	0.375	
V <sub>(VCELL+REF)</sub>	Translation output	internal AFE reference voltage ; $T_A = -40 ^{\circ} C \text{ to } 100 ^{\circ} C$	0.965	0.975	0.985	V
V <sub>(VCELL+PACK)</sub>		Voltage at PACK pin; $T_A = -40$ °C to 100°C	0.98 × V <sub>(PACK)</sub> /18	V <sub>(PACK)</sub> /18	1.02 × V <sub>(PACK)</sub> /18	
V <sub>(VCELL+BAT)</sub>		Voltage at BAT pin; T <sub>A</sub> = -40°C to 100°C	0.98 × V <sub>(BAT)</sub> /18	V <sub>(BAT)</sub> /18	1.02 × V <sub>(BAT)</sub> /18	
CMMR	Common mode rejection ratio	VCELL+	40			dB
		K= {VCELL+ output (VC5=0 V; VC4=4.5 V) - VCELL+ output (VC5=0 V; VC4=0 V)}/4.5	0.147	0.150	0.153	
		, , , , , , , , , , , , , , , , , , , ,				
K	Cell scale factor	K= {VCELL+ output (VC2=13.5 V; VC1=18 V) - VCELL+ output (VC5=13.5 V; VC1=18.5 V)}/4.5	0.147	0.150	0.153	
	Cell scale factor  Drive Current to VCELL+ capacitor	K= {VCELL+ output (VC2=13.5 V; VC1=18 V) - VCELL+ output	0.147	0.150 18	0.153	μA
	Drive Current to VCELL+	K= {VCELL+ output (VC2=13.5 V; VC1=18 V) - VCELL+ output (VC5=13.5 V; VC1=13.5 V)}/4.5 VC(n) - VC(n+1) = 0V; VCELL+ = 0 V;			0.153	μA mV
I <sub>(VCELL+OUT)</sub> V <sub>(VCELL+O)</sub> I <sub>VCnL</sub>	Drive Current to VCELL+ capacitor  CELL offset error  VC(n) pin leakage current		12	18		· ·
I <sub>(VCELL+OUT)</sub> V <sub>(VCELL+O)</sub> I <sub>VCDL</sub> CELL BALANC	Drive Current to VCELL+ capacitor  CELL offset error  VC(n) pin leakage current	$ \begin{split} & \text{K= \{VCELL+ output (VC2=13.5 \ V; \ VC1=18 \ V) - VCELL+ output \\ & \text{(VC5=13.5 \ V; \ VC1=13.5 \ V)}\}/4.5 \\ & \text{VC(n) - VC(n+1) = 0V; \ VCELL+ = 0 \ V;} \\ & \text{T}_{A} = -40^{\circ}\text{C to 100}^{\circ}\text{C} \\ & \text{CELL output (VC2 = VC1 = 18 \ V) - CELL output (VC2 = VC1 = 0 \ V)} \\ & \text{VC1, VC2, VC3, VC4, VC5 = 3 \ V} \\ & \text{R}_{DS(on)} \text{ for internal FET switch at}  \end{split} $	12 -18	18 -1	18	mV
I <sub>(VCELL+OUT)</sub> V <sub>(VCELL+O)</sub> I <sub>VCnL</sub> CELL BALANC	Drive Current to VCELL+ capacitor  CELL offset error  VC(n) pin leakage current  CING  internal cell balancing FET resistance	$ \begin{split} & \text{K= \{VCELL+ output  (VC2=13.5  \text{V};  VC1=18  \text{V}) - VCELL+  } \\ & \text{output  } \\ & \text{(VC5=13.5  V;  VC1=13.5  \text{V})\}/4.5} \\ & \text{VC(n) - VC(n+1) = 0V;  VCELL+ = 0  \text{V};} \\ & \text{T}_A = -40^{\circ}\text{C  to  } 100^{\circ}\text{C}} \\ & \text{CELL  output  (VC2 = VC1 = 18  \text{V}) - CELL  output  (VC2 = VC1 = 0  \text{V})} \\ & \text{VC1,  VC2,  VC3,  VC4,  VC5 = 3  V} \\ & \text{R}_{DS(on)} \text{ for internal FET switch at } \\ & \text{V}_{DS} = 2  \text{V;  T}_A = 25^{\circ}\text{C}} \end{split} $	-18 -1	18 -1 0.01	18	mV μA
I <sub>(VCELL+OUT)</sub> V <sub>(VCELL+O)</sub> I <sub>VCnL</sub> CELL BALANC	Drive Current to VCELL+ capacitor  CELL offset error  VC(n) pin leakage current  CING  internal cell balancing FET resistance	$K = \{VCELL+ \text{ output } (VC2=13.5 \text{ V}; \text{ VC1}=18 \text{ V}) - \text{ VCELL} + \text{ output } (\text{VC5}=13.5 \text{ V}; \text{ VC1}=13.5 \text{ V})\}/4.5$ $VC(n) - VC(n+1) = 0V; \text{ VCELL} + = 0 \text{ V};$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$ $CELL \text{ output } (\text{VC2} = \text{VC1} = 18 \text{ V}) - \text{CELL } \text{ output } (\text{VC2} = \text{VC1} = 0 \text{ V})$ $VC1, \text{ VC2}, \text{ VC3}, \text{ VC4}, \text{ VC5} = 3 \text{ V}$ $R_{DS(on)} \text{ for internal FET switch at } V_{DS} = 2 \text{ V}; T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$	-18 -1 200	18 -1 0.01 400	18 1 600	mV μA
I <sub>(VCELL+OUT)</sub> V <sub>(VCELL+O)</sub> I <sub>VCnL</sub> CELL BALANC  R <sub>BAL</sub>	Drive Current to VCELL+ capacitor  CELL offset error  VC(n) pin leakage current  CING  internal cell balancing FET resistance	$ \begin{split} & \text{K= \{VCELL+ output  (VC2=13.5  \text{V};  VC1=18  \text{V}) - VCELL+  } \\ & \text{output  } \\ & \text{(VC5=13.5  V;  VC1=13.5  \text{V})\}/4.5} \\ & \text{VC(n) - VC(n+1) = 0V;  VCELL+ = 0  \text{V};} \\ & \text{T}_A = -40^{\circ}\text{C  to  } 100^{\circ}\text{C}} \\ & \text{CELL  output  (VC2 = VC1 = 18  \text{V}) - CELL  output  (VC2 = VC1 = 0  \text{V})} \\ & \text{VC1,  VC2,  VC3,  VC4,  VC5 = 3  V} \\ & \text{R}_{DS(on)} \text{ for internal FET switch at } \\ & \text{V}_{DS} = 2  \text{V;  T}_A = 25^{\circ}\text{C}} \end{split} $	-18 -1	18 -1 0.01	18	mV μA

# **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(BAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>(SCC)</sub> = 50 mV (r	min)	30	50	70	
V <sub>(SCC)</sub>	SCC detection threshold	$V_{(SCC)} = 200 \text{ mV};$		180	200	220	mV
(SCC)	voltage accuracy	$V_{(SCC)} = 475 \text{ mV (max)}$		428	475	523	1
		$V_{(SCD)} = -50 \text{ mV}$		-30	<del>-5</del> 0	<del>-7</del> 0	
V	SCD detection threshold	$V_{(SCD)} = -200 \text{ m/s}$		-180	-200	-220	mV
V <sub>(SCD)</sub>	voltage accuracy	$V_{(SCD)} = -200 \text{ mV}$ $V_{(SCD)} = -475 \text{ mV}$		-428	<del>-475</del>	-523	1117
•	Dolov time accuracy	V <sub>(SCD)</sub> = -473 IIIV	(max)	-420	±15.25	-323	
t <sub>da</sub>	Delay time accuracy				110.20		μs
t <sub>pd</sub>	Protection circuit propagation delay				50		μs
FET DRIVE O	CIRCUIT; $T_A = 25^{\circ}C$ (unless other	-		1			ı
$V_{(DSGON)}$	DSG pin output on voltage	$V_{(DSGON)} = V_{(DSG)}$ $V_{(GS)}$ connected t $T_A = -40$ °C to 10	- $V_{(PACK)}$ ; o 10 M $\Omega$ ; DSG and CHG on; 0°C	8	12	16	V
V <sub>(CHGON)</sub>	CHG pin output on voltage	$V_{(CHGON)} = V_{(CHG)}$ $V_{(GS)} = 10 \text{ M}\Omega; D$ $T_A = -40^{\circ}\text{C to } 10$	$V_{(CHGON)} = V_{(CHG)} \cdot V_{(BAT)};$ $V_{(GS)} = 10 \text{ M}\Omega; DSG \text{ and CHG on;}$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		12	16	V
V <sub>(DSGOFF)</sub>	DSG pin output off voltage	$V_{(DSGOFF)} = V_{(DSG}$	i) - V <sub>(PACK)</sub>			0.2	V
V <sub>(CHGOFF)</sub>	CHG pin output off voltage	V <sub>(CHGOFF)</sub> = V <sub>(CHG</sub>				0.2	V
			$V_{(CHG)}$ : $V_{(PACK)} \ge V_{(PACK)} + 4V$		400	1000	
t <sub>r</sub>	Rise time	C <sub>L</sub> = 4700 pF	V <sub>(DSG)</sub> : V <sub>(BAT)</sub> ≥V <sub>(BAT)</sub> + 4V		400	1000	μs
t <sub>f</sub>	Fall time	C <sub>L</sub> = 4700 pF	$V_{(CHG)}$ : $V_{(PACK)} + V_{(CHGON)} \ge V_{(PACK)} + 1V$		40	200	μs
			$V_{(DSG)}$ : VC1 + $V_{(DSGON)} \ge$ VC1 + 1 V		40	200	
V <sub>(ZVCHG)</sub>	ZVCHG clamp voltage	BAT = 4.5 V		3.3	3.5	3.7	V
LOGIC; T <sub>A</sub> =	-40°C to 100°C (unless otherwis	e noted)					
D	Internal pullup resistance	ALERT		60	100	200	kΩ
R <sub>(PULLUP)</sub>	Internal pullup resistance	RESET		1	3	6	K12
						0.2	
$V_{OL}$	Logic low output voltage level					0.4	V
		GPOD; I <sub>(GPOD)</sub> = 50 μA				0.6	
LOGIC SMB	C, SMBD, <u>PFIN, PRES,</u> SAFE, ALI	ERT, DISP					
$V_{IH}$	High-level input voltage			2.0			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{OH}$	Output voltage high <sup>(1)</sup>	I <sub>L</sub> = -0.5 mA		V <sub>REG25</sub> -0.			V
V <sub>OL</sub>	Low-level output voltage	PRES, PFIN, ALE	ERT, DISP; I <sub>L</sub> = 7 mA;			0.4	V
Cı	Input capacitance				5		pF
I <sub>(SAFE)</sub>	SAFE source currents	SAFE active, SAI	FE = V <sub>(REG25)</sub> -0.6 V	-3			mA
I <sub>lkg(SAFE)</sub>	SAFE leakage current	SAFE inactive		-0.2		0.2	μΑ
I <sub>lkg</sub>	Input leakage current					1	μΑ
ADC <sup>(2)</sup>				•			
	Input voltage range	TS1, TS2, using	Internal V <sub>ref</sub>	-0.2		1	V
	Conversion time				31.5		ms
	Resolution (no missing codes)			16			bits
	Effective resolution			14	15		bits
	Integral nonlinearity					±0.03	%FSR <sup>(3</sup>
	Offset error <sup>(4)</sup>				140	250	μV
	Offset error drift <sup>(4)</sup>	T <sub>A</sub> = 25°C to 85°C	 C		2.5	18	μV/°C
		1 7 2 22 30 1		1	-	-	p 2

- (1) RC[0:7] bus
- (1) The form a surface of the specification limits are valid at all measurement speed modes.
- (3) Full-scale reference
- (4) Post-calibration performance and no I/O changes during conversion with SRN as the ground reference.

# **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(RAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Full-scale error <sup>(5)</sup>			±0.1%	±0.7%	
	Full-scale error drift			50		PPM/°C
	Effective input resistance (6)		8			МΩ
COULOMB	COUNTER					+
	Input voltage range		-0.20		0.20	V
	Conversion time	Single conversion		250		ms
	Effective resolution	Single conversion	15			bits
	1	-0.1 V to 0.20 V		±0.007	±0.034	0/500
	Integral nonlinearity	-0.20 V to -0.1 V		±0.007		%FSR
	Offset error (7)	T <sub>A</sub> = 25°C to 85°C		10		μV
	Offset error drift			0.4	0.7	μV/°C
	Full-scale error <sup>(8) (9)</sup>			±0.35%		
	Full-scale error drift			150		PPM/°C
	Effective input resistance <sup>(10)</sup>	T <sub>A</sub> = 25°C to 85°C	2.5			ΜΩ
INTERNAL	TEMPERATURE SENSOR					,
$V_{(TEMP)}$	Temperature sensor voltage <sup>(11)</sup>			-2.0		mV/°C
VOLTAGE	REFERENCE					,
	Output voltage		1.215	1.225	1.230	V
	Output voltage drift			65		PPM/°C
HIGH FREC	QUENCY OSCILLATOR					,
f <sub>(OSC)</sub>	Operating frequency			4.194		MHz
	Frequency error (12) (13)		-3%	0.25%	3%	
f <sub>(EIO)</sub>	Frequency error (12) (13)	T <sub>A</sub> = 20°C to 70°C	-2%	0.25%	2%	
t <sub>(SXO)</sub>	Start-up time <sup>(14)</sup>			2.5	5	ms
LOW FREC	UENCY OSCILLATOR		1			•
f <sub>(LOSC)</sub>	Operating frequency			32.768		kHz
	<b>-</b> (13) (15)		-2.5%	0.25%	2.5%	
f <sub>(LEIO)</sub>	Frequency error <sup>(13)</sup> (15)	T <sub>A</sub> = 20°C to 70°C	-1.5%	0.25%	1.5%	
t <sub>(LSXO)</sub>	Start-up time <sup>(14)</sup>				500	μs

- (5) Uncalibrated performance. This gain error can be eliminated with external calibration.
- (6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (7) Post-calibration performance
- (8) Reference voltage for the coulomb counter is typically  $V_{ref}/3.969$  at  $V_{(REG25)} = 2.5$  V,  $T_A = 25$ °C.
- (9) Uncalibrated performance. This gain error can be eliminated with external calibration.
- (10) The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (11) -53.7 LSB/°C
- (12) The frequency error is measured from 4.194 MHz.
- (13) The frequency drift is included and measured from the trimmed frequency at  $V_{(REG25)} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .
- (14) The startup time is defined as the time it takes for the oscillator output frequency to be ±3%.
- (15) The frequency error is measured from 32.768 kHz.


10 *Suk* 

### **POWER-ON RESET**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(BAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT-	Negative-going voltage input		1.7	1.8	1.9	V
VHYS	Power-on reset hysteresis		5	125	200	mV
t <sub>RST</sub>	RESET active low time	Active low time after power up or watchdog reset	100	250	560	μs

#### POWER ON RESET BEHAVIOR VS FREE-AIR TEMPERATURE



# DATA FLASH CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Typical values at  $T_A = 25$ °C and  $V_{(REG25)} = 2.5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write-cycles		20k			Cycles
t <sub>(ROWPROG)</sub>	Row programming time	See <sup>(1)</sup>			2	ms
t <sub>(MASSERASE)</sub>	Mass-erase time				200	ms
t <sub>(PAGEERASE)</sub>	Page-erase time				20	ms
I <sub>(DDPROG)</sub>	Flash-write supply current			5	10	mA
I <sub>(DDERASE)</sub>	Flash-erase supply current			5	10	mA
RAM/REGIS	TER BACKUP					
	RB data-retention input current	$V_{(RBI)} > V_{(RBI)MIN}$ , $V_{REG25} < V_{IT-}$ , $T_A = 85$ °C		1000	2500	nA
I <sub>(RB)</sub>	RB data-retention input current	$V_{(RBI)} > V_{(RBI)MIN}$ , $V_{REG25} < V_{IT-}$ , $T_A = 25$ °C		90	220	IIA
V <sub>(RB)</sub>	RB data-retention input voltage <sup>(1)</sup>		1.7			V

<sup>(1)</sup> Specified by design. Not production tested.

## **SMBus TIMING CHARACTERISTICS**

 $T_{A} = -40^{\circ}$ C to 85°C Typical Values at  $T_{A} = 25^{\circ}$ C and  $V_{REG25} = 2.5$  V (Unless Otherwise Noted)

- ^		G25 = - ( - · · · · · · · · · · · · · · · · ·	,			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(SMB</sub>	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	kHz

Copyright © 2011, Texas Instruments Incorporated



# **SMBus TIMING CHARACTERISTICS (continued)**

 $T_A = -40$ °C to 85°C Typical Values at  $T_A = 25$ °C and  $V_{REG25} = 2.5$  V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(MAS)</sub>	SMBus master clock frequency	Master mode, No clock low slave extend		51.2		kHz
t <sub>(BUF)</sub>	Bus free time between start and stop (see Figure 3)		4.7			μs
t <sub>(HD:STA)</sub>	Hold time after (repeated) start (see Figure 3)		4			μs
t <sub>(SU:STA)</sub>	Repeated start setup time (see Figure 3)		4.7			μs
t <sub>(SU:STO)</sub>	Stop setup time (see Figure 3)		4			μs
t <sub>(HD:DAT)</sub>	Data hald time (and Figure 2)	Receive mode	0			ns
	Data hold time (see Figure 3)	Transmit mode	300			
t <sub>(SU:DAT)</sub>	Data setup time (see Figure 3)		250			ns
t <sub>(TIMEOUT)</sub>	Error signal/detect (see Figure 3)	See (1)	25		35	μs
t <sub>(LOW)</sub>	Clock low period (see Figure 3)		4.7			μs
t <sub>(HIGH)</sub>	Clock high period (see Figure 3)	See (2)	4		50	μs
t <sub>(LOW:SEXT)</sub>	Cumulative clock low slave extend time	See (3)			25	ms
t <sub>(LOW:MEXT)</sub>	Cumulative clock low master extend time (see Figure 3)	See <sup>(4)</sup>			10	ms
t <sub>f</sub>	Clock/data fall time	See (5)			300	ns
t <sub>r</sub>	Clock/data rise time	See <sup>(6)</sup>			1000	ns

Product Folder Link(s): bq20z655-R1

 <sup>(1)</sup> The bq20z655-R1 times out when any clock low exceeds t<sub>(TIMEOUT)</sub>.
 (2) t<sub>(HIGH)</sub>, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq20z655-R1 that is in progress. This specification is valid when the NC\_SMB control bit remains in the default cleared state (CLK[0]=0).

t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.


 $t_{(LOW:MEXT)}$  is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. Rise time  $t_r = VILMAX - 0.15$ ) to (VIHMIN + 0.15)

<sup>(5)</sup> 

<sup>(6)</sup> Fall time  $t_f = 0.9 V_{DD}$  to (VILMAX – 0.15)



www.ti.com



A. SCLKACK is the acknowledge-related clock pulse generated by the master.

Figure 3. SMBus Timing Diagram



#### FEATURE SET

# **Primary (1st Level) Safety Features**

The bq20z655-R1 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- · Charge and discharge overcurrent
- Short Circuit protection
- Charge and discharge overtemperature with independent alarms and thresholds for each thermistor
- AFE Watchdog

# Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z655-R1 can be used to indicate more serious faults via the SAFE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- · Safety undervoltage
- 2nd level protection IC input
- · Safety overcurrent in charge and discharge
- Safety over-temperature in charge and discharge with independent alarms and thresholds for each thermistor
- · Charge FET and zero-volt charge FET fault
- · Discharge FET fault
- · Cell imbalance detection (active and at rest)
- Open thermistor detection
- · Fuse blow detection
- AFE communication fault

#### Charge Control Features

The bq20z655-R1 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range.
- Handles more complex charging profiles. Allows for splitting the standard temperature range into two sub-ranges and allows for varying the charging current according to the cell voltage.
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track™ and can reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

## **Gas Gauging**

The bq20z655-R1 uses the Impedance Track™ Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm* application note (SLUA364) for further details.

4 Submit Documentation Feedback



# **Lifetime Data Logging Features**

The bq20z655-R1 offers lifetime data logging, where important measurements are stored for warranty and analysis purposes. The data monitored include:

- Lifetime maximum temperature
- Lifetime maximum temperature count
- · Lifetime maximum temperature duration
- Lifetime minimum temperature
- · Lifetime maximum battery cell voltage
- · Lifetime maximum battery cell voltage count
- · Lifetime maximum battery cell voltage duration
- · Lifetime minimum battery cell voltage
- · Lifetime maximum battery pack voltage
- Lifetime minimum battery pack voltage
- Lifetime maximum charge current
- Lifetime maximum discharge current
- · Lifetime maximum charge power
- Lifetime maximum discharge power
- · Lifetime maximum average discharge current
- · Lifetime maximum average discharge power
- · Lifetime average temperature

# **Authentication**

The bg20z655-R1 supports authentication by the host using SHA-1.

#### **Power Modes**

The bq20z655-R1 supports three different power modes to reduce power consumption:

- In Normal Mode, the bq20z655-R1 performs measurements, calculations, protection decisions and data updates in 1 second intervals. Between these intervals, the bq20z655-R1 is in a reduced power stage.
- In Sleep Mode, the bq20z655-R1 performs measurements, calculations, protection decisions and data update
  in adjustable time intervals. Between these intervals, the bq20z655-R1 is in a reduced power stage. The
  bq20z655-R1 has a wake function that enables exit from Sleep mode, when current flow or failure is detected.
- In Shutdown Mode, the bg20z655-R1 is completely disabled.



**NSTRUMENTS** 

#### CONFIGURATION

#### Oscillator Function

The bg20z655-R1 fully integrates the system oscillators therefore, no external components are required for this feature.

### **System Present Operation**

The bg20z655-R1 periodically verifies the PRES pin and detects that the battery is present in the system via a low state on a PRES input. When this occurs, the bq20z655-R1 enters normal operating mode. When the pack is removed from the system and the PRES input is high, the bq20z655-R1 enters the battery-removed state, disabling the charge, discharge, and ZVCHG FETs. The PRES input is ignored and can be left floating when non-removal mode is set in the data flash.

#### BATTERY PARAMETER MEASUREMENTS

The bq20z655-R1 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage, and temperature measurement.

# **Charge and Discharge Counting**

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq20z655-R1 detects charge activity when V<sub>SR</sub> = V<sub>(SRP)</sub>-V<sub>(SRN)</sub> is positive and discharge activity when  $V_{SR} = V_{(SRN)}$  is negative. The bq20z655-R1 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

#### Voltage

The bq20z655-R1 updates the individual series cell voltages at one second intervals. The internal ADC of the bq20z655-R1 measures the voltage, scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track™ gas-gauging.

# Current

The bq20z655-R1 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a 5–m $\Omega$  to 20–m $\Omega$  typ. sense resistor.

# **Wake Function**

The bg20z655-R1 can exit sleep mode, if enabled, by the presence of a programmable level of current signal across SRP and SRN.

#### **Auto Calibration**

The bg20z655-R1 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq20z655-R1 performs auto-calibration when the SMBus lines stay low continuously for a minimum of a programmable amount of time.

#### **Temperature**

The bg20z655-R1 has an internal temperature sensor and 2 external temperature sensor inputs, TS1 and TS2, used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bg20z655-R1 can be configured to use the internal temperature sensor or up to 2 external temperature sensors.

Submit Documentation Feedback

# **COMMUNICATIONS**

The bq20z655-R1 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

#### **SMBus On and Off State**

The bq20z655-R1 detects an SMBus off state when SMBC and SMBD are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

# **SBS Commands**

## **Table 2. SBS COMMANDS**

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x00	R/W	ManufacturerAccess	Hex	2	0x0000	0xffff	_	_
0x01	R/W	RemainingCapacityAlarm	Integer	2	0	700 or 1000	300 or 432	mAh or 10 mWh
0x02	R/W	RemainingTimeAlarm	Unsigned integer	2	0	30	10	min
0x03	R/W	BatteryMode	Hex	2	0x0000	0xffff	_	_
0x04	R/W	AtRate	Integer	2	-32,768	32,767	_	mA or 10 mW
0x05	R	AtRateTimeToFull	Unsigned integer	2	0	65,535	_	min
0x06	R	AtRateTimeToEmpty	Unsigned integer	2	0	65,535	_	min
0x07	R	AtRateOK	Unsigned integer	2	0	65,535	_	_
0x08	R	Temperature	Unsigned integer	2	0	65,535	_	0.1°K
0x09	R	Voltage	Unsigned integer	2	0	20,000	_	mV
0x0a	R	Current	Integer	2	-32,768	32767	_	mA
0x0b	R	AverageCurrent	Integer	2	-32,768	32,767	_	mA
0x0c	R	MaxError	Unsigned integer	1	0	100	_	%
0x0d	R	RelativeStateOfCharge	Unsigned integer	1	0	100	_	%
0x0e	R	AbsoluteStateOfCharge	Unsigned integer	1	0	100+	_	%
0x0f	R/W	RemainingCapacity	Unsigned integer	2	0	65,535	_	mAh or 10 mWh
0x10	R	FullChargeCapacity	Unsigned integer	2	0	65,535	_	mAh or 10 mWh
0x11	R	RunTimeToEmpty	Unsigned integer	2	0	65,534	_	min
0x12	R	AverageTimeToEmpty	Unsigned integer	2	0	65,534	_	min
0x13	R	AverageTimeToFull	Unsigned integer	2	0	65,534	_	min
0x14	R	ChargingCurrent	Unsigned integer	2	0	65,534	_	mA
0x15	R	ChargingVoltage	Unsigned integer	2	0	65,534	_	mV
0x16	R	BatteryStatus	Hex	2	0x0000	0xdbff	_	_
0x17	R/W	CycleCount	Unsigned integer	2	0	65,535	0	_
0x18	R/W	DesignCapacity	Integer	2	0	32,767	4400 or 6336	mAh or 10 mWh
0x19	R/W	DesignVoltage	Integer	2	7000	18,000	14,400	mV



# Table 2. SBS COMMANDS (continued)

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x1a	R/W	SpecificationInfo	Hex	2	0x0000	0xffff	0x0031	_
0x1b	R/W	ManufactureDate	Unsigned integer	2	0	65,535	0	_
0x1c	R/W	SerialNumber	Hex	2	0x0000	0xffff	0x0000	_
0x20	R/W	ManufacturerName	String	20+1	_	_	Texas Instruments	_
0x21	R/W	DeviceName	String	20+1	_	_	bq20z655-R1	_
0x22	R/W	DeviceChemistry	String	4+1	_	_	LION	_
0x23	R	ManufacturerData	String	14+1	_	_	_	_
0x2f	R/W	Authenticate	String	20+1	_	_	_	_
0x3c	R	CellVoltage4	Unsigned integer	2	0	65,535	_	mV
0x3d	R	CellVoltage3	Unsigned integer	2	0	65,535	_	mV
0x3e	R	CellVoltage2	Unsigned integer	2	0	65,535	_	mV
0x3f	R	CellVoltage1	Unsigned integer	2	0	65,535	_	mV

# **Table 3. EXTENDED SBS COMMANDS**

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x45	R	AFEData	String	11+1	_	_	_	_
0x46	R/W	FETControl	Hex	2	0x00	0xff	_	_
0x4f	R	StateOfHealth	Hex	2	0x0000	0xffff	_	%
0x51	R	SafetyStatus	Hex	2	0x0000	0xffff	_	_
0x52	R	PFAlert	Hex	2	0x0000	0xffff	_	_
0x53	R	PFStatus	Hex	2	0x0000	Oxffff	_	_
0x54	R	OperationStatus	Hex	2	0x0000	Oxffff	_	_
0x55	R	ChargingStatus	Hex	2	0x0000	Oxffff	_	_
0x57	R	ResetData	Hex	2	0x0000	0xffff	_	_
0x58	R	WDResetData	Unsigned integer	2	0	65,535	_	_
0x5a	R	PackVoltage	Unsigned integer	2	0	65,535	_	mV
0x5d	R	AverageVoltage	Unsigned integer	2	0	65,535	_	mV
0x5e	R	TS1Temperature	Integer	2	-400	1200	_	0.1°C
0x5f	R	TS2Temperature	Integer	2	-400	1200	_	0.1°C
0x60	R/W	UnSealKey	Hex	4	0x00000000	0xfffffff	_	_
0x61	R/W	FullAccessKey	Hex	4	0x00000000	0xfffffff	_	_
0x62	R/W	PFKey	Hex	4	0x00000000	0xfffffff	_	_
0x63	R/W	AuthenKey3	Hex	4	0x00000000	0xfffffff	_	_
0x64	R/W	AuthenKey2	Hex	4	0x00000000	0xfffffff	_	_
0x65	R/W	AuthenKey1	Hex	4	0x00000000	0xfffffff	_	_
0x66	R/W	AuthenKey0	Hex	4	0x00000000	0xfffffff	_	_
0x68	R	SafetyAlert2	Hex	2	0x0000	0x000f		
0x69	R	SafetyStatus2	Hex	2	0x0000	0x000f	_	_
0x6a	R	PFAlert2	Hex	2	0x0000	0x000f		
0x6b	R	PFStatus2	Hex	2	0x0000	0x000f	_	_

Submit Documentation Feedback

Copyright © 2011, Texas Instruments Incorporated




# Table 3. EXTENDED SBS COMMANDS (continued)

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x6c	R	ManufBlock1	String	20	_	_	_	_
0x6d	R	ManufBlock2	String	20	_	_	_	_
0x6e	R	ManufBlock3	String	20	_	_	_	_
0x6f	R	ManufBlock4	String	20	_	_	_	_
0x70	R/W	ManufacturerInfo	String	31+1	_	_	_	_
0x71	R/W	SenseResistor	Unsigned integer	2	0	65,535	_	μΩ
0x72	R	TempRange	Hex	2	_	_	_	_
0x73	R	LifetimeData1	String	32+1	_	_	_	_
0x74	R	LifetimeData2	String	8+1	_	_	_	_
0x77	R/W	DataFlashSubClassID	Hex	2	0x0000	0xffff	_	_
0x78	R/W	DataFlashSubClassPage1	Hex	32	_	_	_	_
0x79	R/W	DataFlashSubClassPage2	Hex	32	_	_	_	_
0x7a	R/W	DataFlashSubClassPage3	Hex	32	_	_	_	_
0x7b	R/W	DataFlashSubClassPage4	Hex	32	_	_	_	_
0x7c	R/W	DataFlashSubClassPage5	Hex	32	_	_	_	_
0x7d	R/W	DataFlashSubClassPage6	Hex	32	_	_	_	_
0x7e	R/W	DataFlashSubClassPage7	Hex	32	_	_	_	_
0x7f	R/W	DataFlashSubClassPage8	Hex	32	_	_	_	_

# TEXAS INSTRUMENTS

# **APPLICATION SCHEMATIC**





# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

#### PACKAGING INFORMATION

Orderable Devi	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
BQ20Z655DBT-	R1 ACTIVE	TSSOP	DBT	44	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	-40 to 85	BQ20Z655	Samples
BQ20Z655DBTR	R1 ACTIVE	TSSOP	DBT	44	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ20Z655	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ20Z655DBTR-R1	TSSOP	DBT	44	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

www.ti.com 26-Jan-2013




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ20Z655DBTR-R1	TSSOP	DBT	44	2000	367.0	367.0	45.0

DBT (R-PDSO-G44)

# PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994. This drawing is subject to change without notice. NOTES:

C. Body dimensions do not include mold flash or protrusion.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>